Dual LED Flash Driver with $1^{2} \mathrm{C}$-Compatible Interface

## FEATURES

## Ultracompact solution

Small $\mathbf{2 ~ m m} \times 1.5 \mathrm{~mm}$ 12-ball WLCSP package
Tiny, low profile $2.2 \mu \mathrm{H}$ power inductor
LED current source for local LED grounding and low EMI
Synchronous 2 MHz PWM boost convertor, no external diode
High efficiency: 88\% peak
Reduces high levels of input battery current during flash
Limits battery current drain in torch mode
$1^{2} \mathrm{C}$ programmable
Currents up to $\mathbf{4 0 0} \mathbf{m A}$ in flash mode for two LEDs
Currents up to $\mathbf{5 0 0} \mathbf{~ m A}$ in flash mode for one LED with 5\% accuracy
Currents up to $\mathbf{1 6 0} \mathbf{~ m A}$ in torch mode with 10\% accuracy
Peak inductor current limit
Flash timer
Control
$I^{2} \mathrm{C}$-compatible control registers
External STROBE pin
External direct TORCH pin
TX_MASK input to prevent high input battery current levels
Safety
Thermal overload protection
Flash timeout
Inductor fault detection
Output overvoltage
Short circuit protection
Soft start reduces inrush input current

## APPLICATIONS

Camera-enabled cellular phones and smart phones
Digital still cameras, camcorders, and PDAs

## GENERAL DESCRIPTION

The ADP1655 is a very compact, highly efficient, dual white LED flash driver for high resolution camera phones, which improves picture and video quality in low light environments. The device integrates a 2 MHz synchronous inductive boost convertor, an $\mathrm{I}^{2} \mathrm{C}$-compatible interface and a 500 mA current source. The high switching frequency enables the use of a tiny, low profile $2.2 \mu \mathrm{H}$ power inductor, and the current source permits LED cathode grounding for thermally enhanced, low EMI and compact layouts.
The efficiency is high over the entire battery voltage range to maximize the input power to LED power conversion and

FUNCTIONAL BLOCK DIAGRAM


Figure 1.


Figure 2. PCB Layout
minimize battery current draw during flash events. In addition, a Tx-mask input permits the flash LED current to reduce quickly and, therefore, the battery current reduces quickly, during a GSM power amplifier current burst.
The $\mathrm{I}^{2} \mathrm{C}$-compatible interface enables the programmability of timers, currents, and status bit readback for operation monitoring and safety control.

The ADP1655 comes in a compact 12-ball 0.5 mm pitch WLCSP package and is specified over the full $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ junction temperature range.

Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## ADP1655

## TABLE OF CONTENTS

Features .....  1
Applications ..... 1
Functional Block Diagram .....  1
General Description ..... 1
Revision History ..... 2
Specifications ..... 3
Recommended Specifications: Input and Output Capacitanceand Inductance .......................................................................... 4
$\mathrm{I}^{2} \mathrm{C}$-Compatible Interface Timing Specifications .....  5
Absolute Maximum Ratings ..... 6
Thermal Data .....  6
Thermal Resistance .....  6
ESD Caution .....  6
Pin Configuration and Function Descriptions. ..... 7
Typical Performance Characteristics ..... 8
Theory of Operation ..... 12
White LED Driver ..... 12
Assist Light and Torch Modes ..... 12
2-Bit Logic Interface Mode (I2C/EN = 0) ..... 13
$\mathrm{I}^{2} \mathrm{C}$ Interface Mode (I2C/EN = 1) ..... 13
State Transitions ..... 15
$I^{2} \mathrm{C}$ Register Map ..... 16
Safety Features. ..... 19
Overvoltage Fault ..... 19
Output Capacitor Fault ..... 19
Timeout Fault. ..... 19
Overtemperature Fault ..... 19
Short-Circuit Fault ..... 19
Current Limit ..... 19
Amount of LED Detection ..... 19
Input Undervoltage ..... 19
Applications Information ..... 20
External Component Selection ..... 20
PCB Layout ..... 22
Outline Dimensions ..... 23
Ordering Guide ..... 23

## REVISION HISTORY

## 5/09—Revison 0: Initial Version

## SPECIFICATIONS

$\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for minimum/maximum specifications and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ for typical specifications, unless otherwise noted.

Table 1.

| Parameter ${ }^{1}$ | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SUPPLY |  |  |  |  |  |
| Input Voltage Range |  | 2.7 |  | 5.5 | V |
| Undervoltage Lockout Threshold | $\mathrm{V}_{\text {IN }}$ falling | 2.3 | 2.4 | 2.5 | V |
| Hysteresis |  | 50 | 100 | 150 | mV |
| Shutdown Current | $\mathrm{T}_{J}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, current into VIN pin, $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ to 4.5 V |  | 0.3 | 1 | $\mu \mathrm{A}$ |
| Standby Current | $\mathrm{T}_{J}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, current into VIN pin, $\mathrm{V}_{10}=2.7 \mathrm{~V}$ to 4.5 V |  | 3 | 10 | $\mu \mathrm{A}$ |
| $\text { I2C/EN = SCL/EN1 = SDA/EN2 = } 1.8 \mathrm{~V}$ |  |  |  |  |  |
| Operating Quiescent Current | Torch mode, two LEDs, LED current $=40 \mathrm{~mA}$ |  | 5.3 |  | mA |
| SW Switch Leakage | $\mathrm{T}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  | 1 | $\mu \mathrm{A}$ |
| INPUTS |  |  |  |  |  |
| Input Logic Low Voltage |  |  |  | 0.54 | V |
| Input Logic High Voltage |  | 1.26 |  |  | V |
| TORCH, STROBE, TX_MASK Pull-Down |  |  | 350 |  | k $\Omega$ |
| SCL/EN1, SDA/EN2 Pull-Down | 12C/EN $=0 \mathrm{~V}$ |  | 350 |  | $\mathrm{k} \Omega$ |
| TORCH Glitch Filtering Delay | From TORCH rising edge to device start | 6.3 | 9 | 11.7 | ms |
| LED DRIVER |  |  |  |  |  |
| LED Current |  |  |  |  |  |
| Assist Light, Torch | I2C/EN = 0, one LED |  | 80 |  | mA |
|  | I2C/EN = 0, two LEDs |  | 40 |  | mA |
|  | I2C/EN $=1$, assist light value setting $=0$ (000 binary) |  | 20 |  | mA |
|  | I2C/EN $=1$, assist light value setting $=7$ (111 binary) |  | 160 |  | mA |
| Flash | I2C/EN $=0$, one LED |  | 500 |  | mA |
|  | I2C/EN $=0$, two LEDs |  | 320 |  | mA |
|  | $12 \mathrm{C} / \mathrm{EN}=1$, flash value setting $=0$ (0000 binary) |  | 200 |  | mA |
|  | I2C/EN = 1, one LED, flash value setting = 15 (1111 binary) |  | 500 |  | mA |
|  | I2C/EN $=1$, two LEDs, flash value setting $=10$ to 15 ( 1010 to 1111 binary) |  | 400 |  | mA |
| LED Current Accuracy | LLed $=320 \mathrm{~mA}$ to 500 mA | -5 |  | +5 | \% |
|  | $\mathrm{L}_{\text {Led }}=60 \mathrm{~mA}$ to 320 mA | -5 |  | +10 | \% |
|  | $\mathrm{I}_{\mathrm{LED}}=20 \mathrm{~mA} \text { to } 60 \mathrm{~mA}$ |  |  | +20 | \% |
| LED Current Source Headroom ${ }^{2}$ | Flash typical, 400 mA LED current |  | 290 |  | mV |
|  | Torch 160 mA | 190 |  |  |  |
| LED_OUT Ramp-Up Time |  |  |  | 1 | ms |
| LED_OUT Ramp-Down Time |  |  |  | 0.5 | ms |
| Maximum Timeout For Flash |  |  | 850 |  | ms |
| Timer Accuracy |  | -7.5 |  | +7.5 | \% |
| SWITCHING REGULATOR |  |  |  |  |  |
| Switching Frequency |  | 1.85 | 2 | 2.15 | MHz |
| Minimum Duty Cycle |  |  | 9.0 |  | \% |
| N-FET Resistance |  |  | 135 |  | $\mathrm{m} \Omega$ |
| P-FET Resistance |  |  | 290 |  | $\mathrm{m} \Omega$ |

## ADP1655

| Parameter ${ }^{1}$ | Conditions | Min | Typ | Max |
| :--- | :--- | :--- | :--- | :--- | Unit

${ }^{1}$ All limits at temperature extremes are guaranteed via correlation using standard statistical quality control (SQC).
${ }^{2}$ Two LEDs are used for this parameter.

## RECOMMENDED SPECIFICATIONS: INPUT AND OUTPUT CAPACITANCE AND INDUCTANCE

Table 2.

| Parameter | Symbol | Conditions | Min | Typ | Max |
| :--- | :--- | :--- | :--- | :---: | :---: |
| Unit |  |  |  |  |  |
| $\quad$ Input | $\mathrm{C}_{\text {MIN }}$ |  |  |  |  |
| $\quad$ Output |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 4.0 | $\mu \mathrm{~F}$ |  |
| MINIMUM AND MAXIMUM INDUCTANCE |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 4.0 | 20 | $\mu \mathrm{~F}$ |

## $I^{2}$ C-COMPATIBLE INTERFACE TIMING SPECIFICATIONS

Table 3.

| Parameter ${ }^{1}$ | Min | Max | Unit | Description |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {ccl }}$ |  | 400 | kHz | SCL clock frequency |
| thigh | 0.6 |  | $\mu \mathrm{s}$ | SCL high time |
| tıow | 1.3 |  | $\mu \mathrm{s}$ | SCL low time |
| $\mathrm{t}_{5 \mathrm{U}, \mathrm{DAT}}$ | 100 |  | ns | Data setup time |
| $\mathrm{thdo} \mathrm{Dat}^{\text {d }}$ | 0 | 0.9 | $\mu \mathrm{s}$ | Data hold time |
| tsu, STA | 0.6 |  | $\mu \mathrm{s}$ | Setup time for repeated start |
| $\mathrm{thri}, \mathrm{STA}^{\text {a }}$ | 0.6 |  | $\mu \mathrm{s}$ | Hold time for start/repeated start |
| $t_{\text {buF }}$ | 1.3 |  | $\mu \mathrm{s}$ | Bus free time between a stop and a start condition |
| tsu, sto | 0.6 |  | $\mu \mathrm{s}$ | Setup time for stop condition |
| $\mathrm{t}_{\mathrm{R}}$ | $20+0.1 C_{B}{ }^{2}$ | 300 | ns | Rise time of SCL and SDA |
| $\mathrm{t}_{\mathrm{F}}$ | $20+0.1 C_{B}$ | 300 | ns | Fall time of SCL and SDA |
| $\mathrm{t}_{\text {SP }}$ | 0 | 50 | ns | Pulse width of suppressed spike |
| $\mathrm{C}_{\text {B }}$ |  | 400 | pF | Capacitive load for each bus line |

[^0]
$\mathrm{S}=\mathrm{START}$ CONDITION
$\mathrm{Sr}=$ REPEATED START CONDITION
$\mathrm{P}=\mathrm{STOP}$ CONDITION
$\mathrm{P}=\mathrm{STOP}$ CONDITION

Figure 3. $1^{2}$ C-Compatible Interface Timing Diagram

## ABSOLUTE MAXIMUM RATINGS

Table 4.

| Parameter | Rating |
| :--- | :--- |
| VIN, SDA/EN2, SCL/EN1, I2C/EN, | -0.3 V to +6 V |
| STROBE, TORCH, TX_MASK to SGND |  |
| LED_OUT, SW, VOUT to SGND | -0.3 V to +12 V |
| PGND to SGND | -0.3 V to +0.3 V |
| VOUT to LED_OUT | -0.3 V to +6 V |
| Ambient Temperature Range ( $\mathrm{T}_{\mathrm{A}}$ ) | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Junction Temperature Range ( $\left.\mathrm{T}_{\mathrm{J}}\right)$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature | $J E D E C ~ J-S T D-020$ |
| ESD Human Body Model | $\pm 2000 \mathrm{~V}$ |
| ESD Charged Device Model | $\pm 1000 \mathrm{~V}$ |
| ESD Machine Model | $\pm 200 \mathrm{~V}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL DATA

The ADP1655 may be damaged if the junction temperature limits are exceeded. Monitoring $\mathrm{T}_{\mathrm{A}}$ does not guarantee that $\mathrm{T}_{\mathrm{J}}$ is within the specified temperature limits. In applications with high power dissipation and poor thermal resistance, the maximum $\mathrm{T}_{\mathrm{A}}$ may have to be derated. In applications with moderate power dissipation and low PCB thermal resistance, the maximum $\mathrm{T}_{\mathrm{A}}$ can exceed the maximum limit as long as the $\mathrm{T}_{\mathrm{J}}$ is within specification limits. $T_{J}$ of the device is dependent on the $T_{A}$, the power dissipation (PD) of the device, and the junction-to-ambient thermal resistance $\left(\theta_{\mathrm{JA}}\right)$ of the package. Maximum $\mathrm{T}_{\mathrm{J}}$ is calculated from the $\mathrm{T}_{\mathrm{A}}$ and PD using the following formula:

$$
T_{J}=T_{A}+\left(P D \times \theta_{J A}\right)
$$

## THERMAL RESISTANCE

$\theta_{\mathrm{JA}}$ of the package is based on modeling and calculation using a 4-layer board. $\theta_{\mathrm{JA}}$ is highly dependent on the application and board layout. In applications where high maximum power dissipation exists, attention to thermal board design is required. The value of $\theta_{\mathrm{JA}}$ may vary, depending on PCB material, layout, and environmental conditions. The specified value of $\theta_{\mathrm{IA}}$ is based on a 4-layer, $4 \mathrm{in} \times 3 \mathrm{in}, 21 / 2 \mathrm{oz}$ copper board, per JEDEC standards. For more information, see the AN-617 Application Note, MicroCSP ${ }^{T M}$ Wafer Level Chip Scale Package.
$\theta_{\text {JA }}$ is specified for a device mounted on a JEDEC 2S2P PCB.
Table 3. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathrm{JA}}$ | Unit |
| :--- | :--- | :--- |
| 12 -Ball WLCSP | 75 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Table 5. Pin Function Descriptions

| Pin No. | Mnemonic | Type | Description |
| :---: | :---: | :---: | :---: |
| A1 | PGND | Ground | Ground for Internal Switching FET. |
| A2 | SGND | Ground | Connect this pin at a single point to the power ground. |
| A3 | VIN | Supply | Connect the battery between VIN and PGND. Bypass VIN with a $10 \mu \mathrm{~F}, 6.3 \mathrm{~V}$ or greater X5R/X7R capacitor. |
| B1 | SW | Output | Connect a $2.2 \mu \mathrm{H}$ inductor between SW and the battery. |
| B2 | TORCH | Digital Input | This pin enables the torch, provided that the device is not in flash or assist light mode. |
| B3 | TX_MASK | Digital Input | Connect a digital signal to the TX_MASK pin. When the logic level is driven high during a flash event the current is reduced to the torch level. |
| C1 | VOUT | Output | VOUT senses the output voltage of the boost converter and provides the input voltage to the LED current source. The VOUT pin features a comparator to detect an overvoltage condition if the LED string is open circuited. Connect a $10.0 \mu \mathrm{~F}$ capacitor between VOUT and PGND. |
| C2 | STROBE | Digital Input/ Output | The STROBE input is used to synchronize the timing of the camera module to the LED driver in ${ }^{12} \mathrm{C}$-compatible interface mode. In 2-bit logic interface mode, this acts as an output, indicating the number of LEDs attached. STROBE = high indicates two LEDs, whereas STROBE = low indicates one LED. |
| C3 | 12C/EN | Digital Input | A logic low selects the 2-bit logic interface, whereas logic high selects ${ }^{12} \mathrm{C}$-compatible interface. If I2C/EN is low and SDA/EN2 and SCL/EN1 are low, the driver enters shutdown mode with consumption $<1 \mu \mathrm{~A}$. |
| D1 | LED_OUT | Output | White LED Anode Connection. Connect LED_OUT to the anode of the white LED. LED_OUT is internally connected to a programmable PMOS current source, which regulates the LED current. |
| D2 | SDA/EN2 | Digital Input/ Output | Data Input/Output (SDA). In 2-bit logic interface mode, SDA/EN2 is the second input bit of the digital interface. <br> Second Input Bit (EN2). In $I^{2} \mathrm{C}$ mode, SDA is the data input/output of the $\mathrm{I}^{2} \mathrm{C}$-compatible interface. |
| D3 | SCL/EN1 | Digital Input | Clock Input (SCL). In 2-bit logic interface mode, SCL/EN1 is the first input bit of the digital interface. First Input Bit (EN1). In $I^{2} \mathrm{C}$ mode, SCL is the clock input of the $\mathrm{I}^{2} \mathrm{C}$-compatible interface. |

## ADP1655

TYPICAL PERFORMANCE CHARACTERISTICS


Figure 5. Maximum Current vs. Input Voltage, One LED


Figure 6. Maximum Current vs. Input Voltage, Two LEDs; LED Forward Voltage $(V f)=4.3 V$ for each LED



Figure 8. Startup, Two LEDs Flash Mode, $I_{L E D}=400 \mathrm{~mA}, V_{I N}=3.6 \mathrm{~V}$


Figure 9. Startup, Two LEDs Assist Light Mode, $I_{\text {LED }}=40 \mathrm{~mA}, \mathrm{~V}_{I N}=3.2 \mathrm{~V}$


Figure 10. Startup, Two LEDs Torch Mode, $I_{L E D}=40 \mathrm{~mA}, V_{I N}=3.6 \mathrm{~V}$


Figure 11. Inductor Current, Two LEDs Flash Mode, $I_{\text {LED }}=400 \mathrm{~mA}, \mathrm{~V}_{I N}=3.6 \mathrm{~V}$


Figure 12. Inductor Current, Two LEDs Torch Mode, $I_{\text {LED }}=40 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=3.6 \mathrm{~V}$


Figure 13. LED Current Accuracy vs. Output Current


Figure 14. Efficiency PLED/PIN, Two High Power White LEDs in Series


Figure 15. Efficiency $P_{\text {LED }} / P_{I N}$, One High Power White LED


Figure 16. Tx Masking Response, TX_MASK = 0 V to 1.8 V , $I_{L E D}=40 \mathrm{~mA}$ to $400 \mathrm{~mA}, \bar{V}_{I N}=3.2 \mathrm{~V}$

## ADP1655



Figure 17. Tx Masking Response, TX_MASK = 1.8 V to 0 V , $I_{L E D}=40 \mathrm{~mA}$ to $400 \mathrm{~mA}, V_{I N}=3.2 \mathrm{~V}$


Figure 18. Assist Light and Flash, STROBE Edge Sensitive Mode, Two LEDs, Timer $=850 \mathrm{~ms}, I_{\text {LED }}=40 \mathrm{~mA}$ to $400 \mathrm{~mA}, V_{I N}=3.6 \mathrm{~V}$


Figure 19. Assist Light and Flash, STROBE Level Sensitive Mode, Two LEDs, $I_{L E D}=40 \mathrm{~mA}$ to $400 \mathrm{~mA}, V_{I N}=3.6 \mathrm{~V}$


Figure 20. Line Transient, $V_{I N}=3.2 \mathrm{~V}$ to 3.6 V, $I_{\text {LED }}=400 \mathrm{~mA}$


Figure 21. Coil Peak Current Limit vs. Temperature, Output Mode Register = 00, 01, 10, and 11 (Binary)


Figure 22. Shutdown Current vs. Temperature vs. VIN


Figure 23. Operating Quiescent Current vs. Temperature, Torch Mode


Figure 24. Standby Current vs. Temperature vs. $V_{I N}$, $12 C / E N=S C L / E N 1=S D A / E N 2=1.8 \mathrm{~V}$


Figure 25. Switching Frequency vs. Temperature vs. $V_{\text {IN }}$


Figure 26. LED Regulation, Set at 40 mA , Current Set Register $=001$ (Binary)


Figure 27. LED Regulation, Set at 400 mA , Current Set Register $=1010$ (Binary)

## ADP1655

## THEORY OF OPERATION

The ADP1655 is a high power, white LED driver ideal for driving white LEDs for use as a camera flash. The ADP1655 includes a boost converter and a current regulator suitable for powering one or two high power, white LEDs.
The ADP1655 responds to a 2-pin control interface that can operate in two separate pin-selectable modes: tying the I2C/ EN pin high enables the $I^{2} \mathrm{C}$ interface; tying the I2C/EN pin low enables a 2 -bit logic interface.

## WHITE LED DRIVER

The ADP1655 drives a synchronous boost converter to power one or two series-connected, high power LEDs. The white LED driver regulates the high power LED current for accurate brightness control. The ADP1655 uses an integrated PFET current regulator.

When the white LED is turned on, the step-up converter output voltage slew is limited to prevent excessive battery current while charging the output capacitor. The output voltage of the boost
converter is sensed at VOUT. If the output voltage exceeds the 9.5 V (typical) limit, the white LED driver turns off and indicates that a fault condition has occurred through the system registers. This feature prevents damage due to an overvoltage if the white LED string fails with an open-circuit condition.
Setting the LED regulation currents depends on the 2-pin control interface used.

## ASSIST LIGHT AND TORCH MODES

The ADP1655 features a programmable assist light mode that provides continuous LED current. The STROBE pin or the 2-bit logic interface can be used to transition from assist light mode directly to flash mode. The TORCH pin provides an alternative means of accessing a continuous LED current mode of operation. Both assist light and torch modes deliver the same current, which is programmable via the $\mathrm{I}^{2} \mathrm{C}$-compatible interface.


Figure 28. Detailed Block Diagram

## 2-BIT LOGIC INTERFACE MODE (I2C/EN = 0)

In 2-bit logic interface mode, the two control pins, EN1 and EN2, select whether the part is disabled or operating in assist light mode or flash mode, as outlined in Table 6. Additionally, the TORCH pin selects torch mode.

Figure 29 illustrates state transitions of 2-bit logic mode controlled by digital inputs EN1, EN2, TORCH, and TX_MASK.


Figure 29. 2-Bit Logic Mode State Transitions (I2C/EN = 0)
When the ADP1655 is in flash mode, the TX_MASK pin can be used to reduce the battery load. The device remains in flash mode, but the LED driver output current is reduced to the assist light level.

Table 6. 2-Bit Logic Interface Mode Selection

| Mode | I2C/ <br> EN | EN1 | EN2 | TORCH | Output Current |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Shutdown <br> Torch | 0 | 0 | 0 | 0 | 0 mA |
| Assist light | 0 | 0 | 0 | 1 | One LED: 80 mA <br> Two LEDs: 40 mA <br> One LED: 80 mA <br> Two LEDs: 40 mA |
| Reserved <br> Flash | 0 | 1 | 0 | X | 0 mA <br> One LED: 500 mA <br> Two LEDs: 320 mA |

## $I^{2}$ C INTERFACE MODE (I2C/EN = 1)

The ADP1655 includes an $\mathrm{I}^{2} \mathrm{C}$-compatible serial interface for control of the LED current, as well as for a readback of system status registers. The $\mathrm{I}^{2} \mathrm{C}$ chip address is $0 \times 60$ in write mode and $0 \times 61$ in read mode.

Table 7. $\mathrm{I}^{2} \mathrm{C}$ Interface Mode Selection

|  | I2C/ |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Mode | EN | SCL | SDA | TORCH | Output Current |
| Standby | 1 | X | X | 0 | 0 mA |
| Torch | 1 | X | X | 1 | 20 mA to $160 \mathrm{~mA}^{1,2}$ |
| Assist light | 1 | X | X | X | 20 mA to $160 \mathrm{~mA}^{2}$ |
| Flash | 1 | X | X | X | 200 mA to $500 \mathrm{~mA}^{2}$ |

${ }^{1}$ Torch mode has to be enabled from Register 0x04.
${ }^{2}$ The output current value depends on the register settings.
Registers values are reset to the default values when VIN supply falls below the undervoltage (UVLO) level.

Figure 30 illustrates the $\mathrm{I}^{2} \mathrm{C}$ write sequence to a single register. The subaddress content selects which of the five ADP1655 registers is written to first. The ADP1655 sends an acknowledgement to the master after the 8 -bit data byte has been written. The ADP1655 increments the subaddress automatically and starts receiving a data byte to the following register until the master sends an $\mathrm{I}^{2} \mathrm{C}$ stop as shown in Figure 31. Figure 32 shows the $I^{2} \mathrm{C}$ read sequence of a single register. ADP1655 sends the data from the register denoted by the subaddress and increments the subaddress automatically, sending data from the next register until the master sends an $\mathrm{I}^{2} \mathrm{C}$ stop condition as shown in Figure 33.
State transitions between standby, assist light, flash, and external torch modes are described in the State Transitions section and Figure 34.

The register definitions are shown in the $I^{2} C$ Register Map section. The lowest bit number (0) represents the least significant bit, and the highest bit number (7) represents the most significant bit.

## ADP1655



Figure 30. $1^{2}$ C Single Register Write Sequence


Figure 32. $1^{2}$ C Single Register Read Sequence


Figure 33. $I^{2}$ C Multiple Register Read Sequence

## STATE TRANSITIONS

When the ADP1655 is in flash mode, the TX_MASK pin can be used to reduce the battery load. The device remains in flash mode, but the LED driver output current is reduced to the assist
light level. In Figure 34, if the flash was triggered by the strobe pin in level-sensitive mode, a timeout triggers a timeout fault, as defined in the Safety Features section.


## ADP1655

## I 2 C REGISTER MAP

The lowest bit number (0) represents the least significant bit, and the highest bit number (7) represents the most significant bit.
Table 8. Design Information Register (Register 0x00)

| Bit | R/W | Reset State |
| :--- | :--- | :--- |
| $7: 0$ | R | 00100001 |

Table 9. Version Register (Register 0x01)

| Bit | R/W | Reset State |
| :--- | :--- | :--- |
| $7: 0$ | R | 00000001 |

Table 10. VREF and Timer Register (Register 0x02)

| Bit | R/W | Description |
| :---: | :---: | :---: |
| 7:6 | R/W | Reserved |
| 5:4 | R/W | Number of LEDs detection comparator reference level $\begin{aligned} & 00=4.3 \mathrm{~V}(\text { default }) \\ & 01=4.6 \mathrm{~V} \\ & 10=4.0 \mathrm{~V} \\ & 11=4.9 \mathrm{~V} \end{aligned}$ |
| 3:0 | R/W | Flash timer value setting $0000=100 \mathrm{~ms}$ $0001=150 \mathrm{~ms}$ $0010=200 \mathrm{~ms}$ <br> $0011=250 \mathrm{~ms}$ $0100=300 \mathrm{~ms}$ $0101=350 \mathrm{~ms}$ <br> $0110=400 \mathrm{~ms}$ <br> $0111=450 \mathrm{~ms}$ $1000=500 \mathrm{~ms}$ $1001=550 \mathrm{~ms}$ $1010=600 \mathrm{~ms}$ $1011=650 \mathrm{~ms}$ $1100=700 \mathrm{~ms}$ $1101=750 \mathrm{~ms}$ $1110=800 \mathrm{~ms}$ <br> $1111=850 \mathrm{~ms}$ (default) |

Table 11. Current Set Register (Register 0x03)

| Bit | R/W | Description |
| :---: | :---: | :---: |
| 7:4 | R/W | Flash current value setting |
|  |  | $0000=200 \mathrm{~mA}$ |
|  |  | $0001=220 \mathrm{~mA}$ |
|  |  | $0010=240 \mathrm{~mA}$ |
|  |  | $0011=260 \mathrm{~mA}$ |
|  |  | $0100=280 \mathrm{~mA}$ |
|  |  | $0101=300 \mathrm{~mA}$ |
|  |  | $0110=320 \mathrm{~mA}$ (default for two LEDs) |
|  |  | $0111=340 \mathrm{~mA}$ |
|  |  | $1000=360 \mathrm{~mA}$ |
|  |  | $1001=380 \mathrm{~mA}$ |
|  |  | $1010=400 \mathrm{~mA}$ |
|  |  | $1011=420 \mathrm{~mA}$ |
|  |  | $1100=440 \mathrm{~mA}$ |
|  |  | $1101=460 \mathrm{~mA}$ |
|  |  | $1110=480 \mathrm{~mA}$ |
|  |  | $1111=500 \mathrm{~mA}$ (default for one LED) |
| 3 |  | N/A |
| 2:0 | R/W | Torch and assist light current value setting |
|  |  | $000=20 \mathrm{~mA}$ |
|  |  | $001=40 \mathrm{~mA}$ (default) |
|  |  | $010=60 \mathrm{~mA}$ |
|  |  | $011=80 \mathrm{~mA}$ |
|  |  | $100=100 \mathrm{~mA}$ |
|  |  | $101=120 \mathrm{~mA}$ |
|  |  | $110=140 \mathrm{~mA}$ |
|  |  | $111=160 \mathrm{~mA}$ |

Table 12. Output Mode Register (Register 0x04)

| Bit | R/W | Description |
| :--- | :--- | :--- |
| $7: 6$ | R/W | Inductor peak current limit setting |
|  |  | $00=1.25 \mathrm{~A}$ |
|  |  | $01=1.5 \mathrm{~A}$ |
|  |  | $10=1.75 \mathrm{~A}$ (default) |
| 5 | R/W | $11=2.0 \mathrm{~A}$ |
|  |  | $0=$ edge sensitive |
| 4 | R/W | $1=$ level sensitive (default) |
|  | $0=$ TORCH not allowed |  |
| 3 | R/W | $1=$ TORCH allowed (default) |
|  | $0=$ LED_OUT off (default) |  |
| 2 | R/W | $1=$ LED_OUT on |
|  |  | $0=$ STROBE disabled |
| $1: 0$ | $1=$ STROBE enabled (default) |  |
|  | R/W | Configures LED output mode |
|  |  | $00=$ standby mode (default) |
|  | $01=$ reserved |  |
|  |  | $10=$ assist light mode |
|  |  | $11=$ flash mode |

## ADP1655

Table 13. Fault Information Register (Register 0x05)

| Bit | R/W | Description |
| :---: | :---: | :---: |
| 7 | R | $0=$ no fault (default) <br> 1 = overvoltage or Cout fault |
| 6 | R | $0=$ no fault (default) <br> 1 = short-circuit fault |
| 5 | R | $0=$ no fault (default) <br> 1 = overtemperature fault |
| 4 | R | $\begin{aligned} & 0=\text { no fault (default) } \\ & 1=\text { timeout } 850 \mathrm{~ms} \text { fault } \end{aligned}$ |
| 3 | R/W | $\begin{aligned} & 0=\text { one LED } \\ & 1=\text { two LEDs (default) } \end{aligned}$ |
| 2 | R | Reserved |
| 1 | R | $0=$ no fault (default) <br> 1 = current limit fault |
| 0 | R | Reserved |

Table 14. Input Control Register (Register 0x06)

| Bit | R/W | Description |
| :--- | :--- | :--- |
| $7: 3$ |  | Reserved |
| 2 | R/W | $0=$ Strobe 0 triggers flash in level sensitive mode, Strobe $1>0$ triggers flash in edge sensitive mode |
| 1 | R/W | $1=$ Strobe 1 triggers flash in level sensitive mode, Strobe $0>1$ triggers flash in edge sensitive mode (default) <br> $0=$ TX_MASK function disabled <br> $1=$ TX_MASK function allowed (default) <br> 0 |
|  | R | Reserved |

## SAFETY FEATURES

For critical system conditions, such as output overvoltage, flash timeout, LED output short circuit, and overtemperature conditions, the ADP1655 has built-in safety mechanisms. If one of the fault conditions occurs, the device shuts down and a corresponding flag is set in the fault information register (Register 0x05). In $\mathrm{I}^{2} \mathrm{C}$ interface mode, the system baseband processor can read the fault information register through the $\mathrm{I}^{2} \mathrm{C}$ interface to determine the nature of the fault condition and, consequently, the fault flag is cleared. The device is disabled until the fault information register is cleared.

In 2-bit logic interface mode, the $\mathrm{I}^{2} \mathrm{C}$ register readback is not available. To clear a fault, set EN1, EN2, and TORCH low.

## OVERVOLTAGE FAULT

The ADP1655 contains a comparator at the VOUT pin that monitors the voltage between VOUT and SGND. If the voltage exceeds 9.5 V (typical), the ADP1655 shuts down. In $\mathrm{I}^{2} \mathrm{C}$ mode, Bit 7 in the fault information register is read back as high. The ADP1655 is disabled until the fault is cleared, ensuring protection against an open circuit.

## OUTPUT CAPACITOR FAULT

If no output capacitor is present at the VOUT pin when the ADP1655 is enabled for a flash, torch, or assist light event, the part shuts down and Bit 7 in the fault information register is read back as high. The ADP1655 is disabled until the fault is cleared. The output capacitor detection scheme does not cause the VOUT pin to rise above the overvoltage threshold even though the overvoltage flag (Bit 7) in the fault information register (Register 5) is set. The overvoltage and output capacitor fault flags share a single register bit to reduce the required number of registers.

## TIMEOUT FAULT

If the 2-bit logic interface is used, the maximum duration for flash being enabled $(\mathrm{EN} 1 / \mathrm{EN} 2=1)$ is preset to 850 ms . If EN1 and EN2 remain high for longer than 850 ms , ADP1655 is disabled until the fault is cleared (EN1, EN2, and TORCH low). In $\mathrm{I}^{2} \mathrm{C}$ mode, if strobe mode is enabled (Register 0x04, Bit 2), strobe is set to level sensitive mode (Register 0x04, Bit 5), and if strobe remains high for longer than 850 ms , the timeout fault bit, Register 0x05, Bit 4), is read back as high. The ADP1655 is disabled until the fault is cleared.

## OVERTEMPERATURE FAULT

If the junction temperature of the ADP1655 rises above $150^{\circ} \mathrm{C}$, a thermal protection circuit shuts down the device. In $\mathrm{I}^{2} \mathrm{C}$ mode, Bit 5 of the fault information register is read back as high. The ADP1655 is disabled until the fault is cleared.

## SHORT-CIRCUIT FAULT

The LED_OUT pin features short-circuit protection that disables the ADP1655 if it detects a short circuit to ground at the LED_OUT pin. The ADP1655 monitors the LED voltage when the LED driver is enabled. If the LED_OUT pin remains below the short-circuit detection threshold during startup, a short circuit is detected. Bit 6 of the fault information register is read back as high. The ADP1655 is disabled until the fault is cleared.

## CURRENT LIMIT

The internal switch limits battery current by ensuring that the peak inductor current does not exceed the programmed limit (current limit is set by Bit 6 and Bit 7 in the output mode register, Register 0x04). If the peak inductor current exceeds the limit, the part shuts down and Bit 1 of the fault information register is read back as high. The ADP1655 is disabled until the fault is cleared.

## AMOUNT OF LED DETECTION

The ADP1655 is able to detect the amount of LED connected in series between the LED_OUT pin and the PGND potential. In $\mathrm{I}^{2} \mathrm{C}$ mode, the detection is enabled with Bit 3 in the output mode register. The part uses an 80 mA LED driver current setting to detect the LED forward voltage (Vf) with a voltage comparator at the start of a flash, torch, or assist light event. If the detected forward voltage is higher than 4.3 V (typical), Bit 3 of the fault information register is read back as high.

## INPUT UNDERVOLTAGE

The ADP1655 includes an input undervoltage lockout circuit. If the battery voltage drops below the 2.4 V (typical) input UVLO threshold, the ADP1655 shuts down. In this case, information in all registers is lost, and when power is reapplied, a power-on reset circuit resets the registers to their default conditions.

## ADP1655

## APPLICATIONS INFORMATION

## EXTERNAL COMPONENT SELECTION

## Selecting the Inductor

The ADP1655 boost converter increases the battery voltage to allow driving of one or two LEDs, whose combined voltage drop is higher than the battery voltage plus the current source headroom voltage. This allows the converter to regulate the LED current over the entire battery voltage range and with a wide variation of LED forward voltage.
The inductor saturation current should be greater than the sum of the dc input current and half the inductor ripple current. A reduction in the effective inductance due to saturation increases the inductor current ripple. Suggested inductors are shown in Table 15.

Table 15. Suggested Inductors

| Vendor | Value <br> $(\boldsymbol{\mu} \mathbf{H})$ | Part No. | DCR <br> $(\mathbf{m} \boldsymbol{\Omega})$ | ISAT <br> $(\mathbf{A})$ | Dimensions <br> $\mathbf{L} \times \mathbf{W} \times \mathbf{H}(\mathbf{m m})$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Toko | 2.2 | FDSE0312 | 160 | 3.1 | $3 \times 3 \times 1.2$ |
| Toko | 2.0 | DE2812C | 67 | 1.8 | $3.0 \times 3.2 \times 1.22$ |
| Coilcraft | 2.2 | LPS3010 | 220 | 1.4 | $3 \times 3 \times 1.0$ |
| Coilcraft | 2.2 | LPS3314 | 100 | 1.5 | $3 \times 3 \times 1.4$ |

## Selecting the Input Capacitor

The ADP1655 requires an input bypass capacitor to supply transient currents while maintaining constant input and output voltages. The input capacitor carries the input ripple current, allowing the input power source to supply only the dc current. Use an input capacitor with a sufficient ripple current rating to handle the inductor ripple. Increased input capacitance reduces the amplitude of the switching frequency ripple on the battery. Because of the dc bias characteristics of ceramic capacitors, a 0603, 6.3 V X5R/X7R, $10 \mu \mathrm{~F}$ ceramic capacitor is preferable.
Higher value input capacitors help to reduce the input voltage ripple and improve transient response. Maximum input capacitor current is calculated using the following equation:

$$
I_{C I N} \geq I_{\text {LOAD }(M A X)} \sqrt{\frac{V_{O U T}\left(V_{I N}-V_{\text {OUT }}\right)}{V_{I N}}}
$$

To minimize supply noise, place the input capacitor as close to the VIN pin of the ADP1655 as possible. As with the output capacitor, a low ESR capacitor is suggested. A list of suggested input capacitors is shown in Table 16.

Table 16. Suggested Input Capacitors

| Vendor | Value | Part No. | Dimensions <br> $\mathbf{L} \times \mathbf{W} \times \mathbf{H}(\mathbf{m m})$ |
| :--- | :--- | :--- | :--- |
| Murata | $10 \mu \mathrm{~F}, 6.3 \mathrm{~V}$ | GRM188R60J106ME47 | $1.6 \times 0.8 \times 0.8$ |
| TDK | $10 \mu \mathrm{~F}, 6.3 \mathrm{~V}$ | C1608JBOJ106K | $1.6 \times 0.8 \times 0.8$ |
| Tayio <br> Yuden | $10 \mu \mathrm{~F}, 6.3 \mathrm{~V}$ | JMK107BJ106MA | $1.6 \times 0.8 \times 0.8$ |

## Selecting the Output Capacitor

The output capacitor maintains the output voltage and supplies the LED current during NFET power switch on period. It also stabilizes the loop. A $10.0 \mu \mathrm{~F}, 16 \mathrm{~V}$ X5R/X7R ceramic capacitor is suggested.

Note that dc bias characterization data is available from capacitor manufacturers and should be taken into account when selecting input and output capacitors. 16 V capacitors are recommended for most two-LED designs. Designs with 1 mm height restrictions can also use 0603 case size, 16 V capacitors in parallel. A list of suggested output capacitors is shown in Table 17.

Table 17. Suggested Output Capacitors

| Vendor | Value | Part No. | Dimensions <br> $\mathbf{L} \times \mathbf{W} \times \mathbf{H}(\mathbf{m m})$ |
| :--- | :--- | :--- | :--- |
| Murata | $10.0 \mu \mathrm{~F}, 10 \mathrm{~V}$ | GRM21BR71A106KE51 | $2 \times 1.25 \times 1.25$ |
| Murata | $10.0 \mu \mathrm{~F}, 16 \mathrm{~V}$ | GRM31CR61C106KA88 | $3.2 \times 1.6 \times 1.6$ |
| Tayio <br> Yuden | $10.0 \mu \mathrm{~F}, 16 \mathrm{~V}$ | EMK212BJ106KG | $2 \times 1.25 \times 1.25$ |

Higher output capacitor values reduce the output voltage ripple and improve load transient response. When choosing this value, it is also important to account for the loss of capacitance due to output voltage dc bias.

Ceramic capacitors are manufactured with a variety of dielectrics, each with different behavior over temperature and applied voltage. Capacitors must have a dielectric that ensures the minimum capacitance over the necessary temperature range and dc bias conditions. X5R or X7R dielectrics with a voltage rating of 10.0 V or 16 V are suggested for best performance. Y5V and Z5U dielectrics are not suggested for use with any dc-to-dc converter because of their poor temperature and dc bias characteristics.

The worst-case capacitance accounting for capacitor variation over temperature, component tolerance, and voltage is calculated using the following equation:

$$
C_{E F F}=C_{O U T} \times(1-T E M P C O) \times(1-T O L)
$$

where:
$C_{E F F}$ is the effective capacitance at the operating voltage.
TEMPCO is the worst-case capacitor temperature coefficient.
$T O L$ is the worst-case component tolerance.
In this example, TEMPCO over $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ is assumed to be $15 \%$ for an X5R dielectric, TOL is assumed to be $10 \%$, and Cout is $9.528 \mu \mathrm{~F}$ at 1.8 V , as shown in Figure 35.

Substituting these values in the equation yields

$$
C_{E F F}=9.528 \mu \mathrm{~F} \times(1-0.15) \times(1-0.1)=7.288 \mu \mathrm{~F}
$$



Figure 35. DC Bias Characteristic of a 16 V, $10 \mu$ F Ceramic Capacitor

To guarantee the performance of the ADP1655, it is imperative that the effects of dc bias, temperature, and tolerances on the behavior of the capacitors be evaluated for each application.
The peak-to-peak output voltage ripple for the selected output capacitor and inductor values is calculated using the following equation:

$$
V_{R I P P L E}=\frac{V_{I N}}{\left(2 \pi \times f_{S W}\right) \times 2 \times L \times C_{O U T}}=\frac{I_{R I P P L E}}{8 \times f_{S W} \times C_{O U T}}
$$

Capacitors with lower equivalent series resistance (ESR) are preferred to guarantee low output voltage ripple, as shown in the following equation:

$$
E S R_{\text {COUT }} \leq \frac{V_{\text {RIPPLE }}}{I_{\text {RIPPLE }}}
$$

The effective capacitance needed for stability, which includes temperature and dc bias effects, is $4 \mu \mathrm{~F}$.

## ADP1655

## PCB LAYOUT

Poor layout can affect performance, causing electromagnetic interference (EMI) and electromagnetic compatibility (EMC) problems, ground bounce, and voltage losses. Poor layout can also affect regulation and stability. A good layout is implemented using the following rules and shown in Figure 36:

- Place the inductor, input capacitor, and output capacitor close to the IC using short tracks. These components carry high switching frequencies and large tracks act as antennas.
- Route the output voltage path away from the inductor and SW node to minimize noise and magnetic interference.
- Maximize the size of ground metal on the component side to help with thermal dissipation.
- Use a ground plane with several vias connecting to the component side ground to further reduce noise interference on sensitive circuit nodes.


Figure 36. Example Layout of the ADP1655 Driving Two White LEDs

## OUTLINE DIMENSIONS



Figure 37. 12-Ball Wafer Level Chip Scale Package [WLCSP] (CB-12-4)
Dimensions shown in millimeters

ORDERING GUIDE

| Model | Temperature Range | Package Description | Package Option | Branding |
| :--- | :--- | :--- | :--- | :--- |
| ADP1655ACBZ-R7 <br> ADP1655-EVALZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 12-Ball Wafer Level Chip Scale Package [WLCSP] <br> Evaluation Board | CB-12-4 | LAM |

[^1]
## ADP1655

## NOTES


[^0]:    ${ }^{1}$ Guaranteed by design.
    ${ }^{2} C_{B}$ is the total capacitance of one bus line in picofarads.

[^1]:    ${ }^{1} Z=$ RoHS Compliant Part.

